Device Engineering Intern, ULP CMOS (Summer 2026)

GlobalFoundries·New York·United States·Electrical Engineering

GlobalFoundries is hiring a Device Engineering Intern, ULP CMOS (Summer 2026) in New York. Posted 2026-07-27; applications close 2026-09-25 (in 57 days).

Role details

About GlobalFoundries

GlobalFoundries (GF) is a leading full-service semiconductor foundry providing a unique combination of design, development, and fabrication services to some of the world’s most inspired technology companies. With a global manufacturing footprint spanning three continents, GF makes possible the technologies and systems that transform industries and gives customers the power to shape their markets. For more information, visit www.gf.com.

Internship Program Overview

Our interns & co-ops are our entry-level talent pipeline for GF across the globe. Our goal is to provide students with a meaningful work experience that equips them with the skills to embark on a career in the fast-paced and growing semiconductor industry after graduation. As an intern at GF, you’ll experience one-on-one mentorship, work assignments that prioritize your growth and potential, professional development opportunities, and the chance to network with executives.

Summary of Role

The main responsibility is device engineering within the technology development organization, focusing on ULP (Ultra Low Power) CMOS product lines such as SMD (Smart Model Device), Automotive, IoT (Internet of Things), and A&D (Aerospace and Defense), among others. The role includes the design, execution, and analysis of experiments aimed at creating and optimizing leading-edge silicon transistor technologies to meet product requirements. It also includes test chip design, device characterization, and extensive interaction with other technology development teams.

In addition to achieving industry-leading device characteristics, cost, variability, and reliability must be monitored and controlled to ensure manufacturability and competitiveness. The role also includes interaction with end-market and product line management groups to define technology requirements and parametric goals for GLOBALFOUNDRIES technology roadmaps.

Essential Responsibilities

  • Device test chip layout design
  • Inline and bench electric test submission and analysis
  • Device analysis automation with standardization and efficiency improvements

Other Responsibilities

  • Perform all activities in a safe and responsible manner and support all Environmental, Health, Safety & Security requirements and programs.

Required Qualifications

  • Education: At least a sophomore at time of application and actively pursuing a Bachelor’s in Electrical Engineering, Materials Science, Solid State Physics, or a related field through an accredited degree program during the internship.
  • At least an overall 3.0 GPA and in good academic standing.
  • Language fluency: English (written and verbal).
  • Ability to work at least 40 hours per week during the internship.

Preferred Qualifications

  • Prior related internship or co-op experience
  • Demonstrated prior leadership experience in the workplace, school projects, competitions, etc.
  • Project management skills, including the ability to innovate and execute on solutions that matter and to navigate ambiguity
  • Strong written and verbal communication skills
  • Strong planning and organizational skills
  • Knowledge of CMOS fabrication process
  • Understanding of solid-state device physics, submicron FET architectures, and the implications of device characteristics

Expected Salary Range

$20.00 - $40.00 per hour

The exact salary will be determined based on qualifications, experience, and location.

More open roles at GlobalFoundries

Other open Electrical Engineering roles

Applying to this role

This Device Engineering Intern, ULP CMOS (Summer 2026) role at GlobalFoundries runs through the firm's own careers portal and expects a CV and cover letter written specifically for the posting, not a portable submission carried across firms. Jorb AI's application agent tailors a CV and cover letter from your background to this posting and tracks the role alongside the rest of your applications.

Jorb AI tracks details for Device Engineering Intern, ULP CMOS (Summer 2026) at GlobalFoundries. Postings refresh hourly from primary careers pages. Job details mirror the firm's posting; the apply link goes directly to the source. Last refreshed 2026-07-29.

GlobalFoundries careers

Save this role and tailor your cover letter with Jorb AI.