# THW Client Co-op

[Ciena](https://www.jorb.ai/firms/ciena.md) · New York · United States · [Computer Engineering](https://www.jorb.ai/jobs/computer-engineering.md)

Ciena is hiring a THW Client Co-op in New York. Posted 2026-06-15; applications close 2026-08-14.

**Apply**: https://ciena.wd5.myworkdayjobs.com/Careers/job/New-York/THW-Client-Co-op_R030231

Posted 8d ago.

## Role details

## The Opportunity

4 month work term (Aug/Sept - Dec, 2026)

## How You Will Contribute

As a successful candidate, you will be working within the ASIC IP team with other design and verification engineers, performing digital ASIC design and verification of the Client sub-systems and cores.

The Client team crafts, develops, and tests the client protocol mapping IP of Ciena’s industry-leading Wavelogic coherent engine Chipsets. Wavelogic ASICs are widely used in Ciena products, and they are one of the main contributors to Ciena’s success.

During your co-op term in our team, you will learn about many aspects of the digital ASIC development such as our design and verification environment, prototype development, and development automation. You will be assigned well-defined tasks that will allow you to contribute to our team and broaden your knowledge and gain experience in optical networking and digital ASIC development.

RTL design and verification of digital blocks, cores, and subsystems for ASIC products and FPGA-based validation. You will gain in-depth knowledge of many communications standards from IEEE 802.3, ITU, and OIF, as well as understanding system-wide concepts.

Work as a team member that is responsible for the design and verification of complex digital blocks and subsystems.

Implement and verify digital designs using SystemVerilog/UVM.

## The Must Haves

  
- Good academic standing in a Bachelor’s degree program in Electrical Engineering or Computer Engineering
  
- Previous experience with ASIC or FPGA development, as well as knowledge of and experience using SystemVerilog, Verilog, VHDL and Python
  
- Strong verbal and technical writing skills
  
- Self-motivated, and the ability to work independently as well as in a team environment

## Assets

  
- Knowledge of OTN, Ethernet, and other Optical Networking standards
  
- Strong problem solving and debugging skills
  
- Experience working in a Linux environment

## Pay Range

The hourly pay range for this position is $27.00 - $37.50.

Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.

In addition to competitive compensation, Ciena offers students access to the Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation pay as required by applicable laws. At Ciena, we are committed to building and fostering an environment in which our employees feel respected, valued, and heard. Ciena values the diversity of its workforce and respects its employees as individuals. We do not tolerate any form of discrimination.

Ciena is an Equal Opportunity Employer, including disability and protected veteran status.

If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.

## Applying to this role

This THW Client Co-op role at Ciena runs through the firm's own careers portal and expects a CV and cover letter written specifically for the posting, not a portable submission carried across firms. Jorb AI's application agent tailors a CV and cover letter from your background to this posting and tracks the role alongside the rest of your applications.

[Tailor this application](https://www.jorb.ai/signup?ref=job-atom&firm=ciena&job=6a305b2d0f257b269f1bd91d)

## Other open Computer Engineering roles

- [Digital IC Designer Intern](https://www.jorb.ai/jobs/6a279d53937362e2a33ecb55.md) at [MediaTek](https://www.jorb.ai/firms/mediatek.md) – Singapore, posted 1mo ago
- [Intern -  Failure Analysis Technician (SSD)](https://www.jorb.ai/jobs/6a0d348a68fcd9424069e1db.md) at [Micron Technology](https://www.jorb.ai/firms/micron-technology.md) – Singapore, posted 1mo ago
- [Engineer, Process Integration PDE (Package Development Engineering)](https://www.jorb.ai/jobs/69aff4f404be59ec1a745c48.md) at [Micron Technology](https://www.jorb.ai/firms/micron-technology.md) – Singapore, posted 3mo ago
- [Shift Engineer, Metro Real-time Defect Analysis](https://www.jorb.ai/jobs/69b0e03b930fb3554e67d793.md) at [Micron Technology](https://www.jorb.ai/firms/micron-technology.md) – Singapore, posted 3mo ago
- [Emulation Engineer](https://www.jorb.ai/jobs/6966590de8459f603816aeae.md) at [Apple](https://www.jorb.ai/firms/apple.md) – London, posted 5mo ago

---

Updated: 2026-06-23
Canonical: https://www.jorb.ai/jobs/6a305b2d0f257b269f1bd91d
